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Multilevel Voltage-Source Duty-Cycle Modulation:
Analysis and Implementation
Keith A. Corzine, Member, IEEE, and James R. Baker
Abstract—Multilevel converters have become increasingly pop-
ular in recent years due to high power quality, high-voltage ca-
pability, low switching losses, and low electromagnetic compati-
bility concerns. Considering these advantages, the multilevel con-
verter is a suitable candidate for implementation of future naval
ship propulsion systems. This paper focuses on modulation tech-
niques for the multilevel converter. In particular, a novel voltage-
source method of multilevel modulation is introduced and com-
pared to existing methods. The proposed method is discrete in na-
ture and can therefore be readily implemented on a digital signal
processor. The method is also readily extendable to any number of
voltage levels. Results of experimental implementation are demon-
strated using a four-level rectifier/inverter system, which incorpo-
rates diode-clamped multilevel converters and an 11-level cascaded
multilevel H-bridge inverter.
Index Terms—Multilevel converters, pulsewidth modulation,
sine triangle, space vector, voltage source.
I. INTRODUCTION
MULTILEVEL power conversion, introduced in 1981 [1],has gained much attention in recent years [2]–[18] and
is the subject of state-of-the-art power electronic research. The
general concept involves producing ac waveforms from small
voltage steps by utilizing isolated dc sources or a bank of series
capacitors. The small voltage steps yield waveforms with low
harmonic distortion as well as low ’s. Further advantages
include high-voltage capability and low switching losses due
to the arrangement of the semiconductor devices. The primary
disadvantage of multilevel converters is that a larger number
of semiconductor devices are required when compared to tra-
ditional power converters. This does not lead to an increase in
semiconductor costs since lower voltage rated transistors may
be used. However, it does increase the required gate drive cir-
cuitry and lead to a more complex mechanical layout.
Pulsewidth modulation (PWM) of multilevel converters is
typically an extension of two-level methods [19]–[22]. The
most common types of multilevel voltage-source PWM are
sine-triangle modulation and space-vector modulation (SVM).
Multilevel sine-triangle modulation relies on defining a number
of triangle waveforms and switching rules for the intersection
of these waveforms with a commanded voltage waveform
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Fig. 1. General multilevel converter structure.
[2]–[4]. This method is fairly straightforward and insightful
for description of multilevel systems. Multilevel SVM is per-
formed by considering the converter switching states in the –
stationary reference frame [5]–[8]. Although more mathemati-
cally cumbersome than sine-triangle modulation, the method is
more readily implemented on a digital signal processor (DSP).
Recent SVM research has focused on methods of simplifying
the nearest voltage vector selection [13], [14]. Other research
has demonstrated the equivalence of SVM and sine-triangle
modulation [15], [16] and that changing free parameters in the
SVM method (such as dwell time or switching sequence) can
be done as well in sine-triangle modulation by choosing the
shape of the sine and triangle waveforms.
In this paper, a method is presented which is based on time-
domain duty cycles. The equivalence of switching state pro-
duction to that of sine-triangle modulation and SVM is shown.
However, the method introduced herein does not require the def-
inition of triangle waveforms or voltage vectors. The method is
mathematically straightforward but discrete in nature for DSP
implementation.
II. MULTILEVEL POWER CONVERSION
Fig. 1 shows a general structure that is typical of most multi-
level conversion systems. Therein, the power conversion is per-
formed between a single dc source and a motor load. In this
paper, the term converter will be used to denote a power sec-
tion, which may convert power from a dc source to an ac load or
vise-versa. Although inverter examples will be primarily shown
here, it should be pointed out that the modulation method is ap-
plicable to both inverter and rectifier applications and may be
connected to an electric utility or other type of load. At this
0278-0046/02$17.00 © 2002 IEEE
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stage in the development, the type of converter is not signifi-
cant. A diode-clamped [2]–[9], [11], flying capacitor [10], or
other novel topologies [5], [6] may be inserted in the multi-
level converter block in Fig. 1. The primary exception to this is
the cascaded H-bridge converter, which is supplied from several
isolated sources. However, it will be shown in the development
that the modulation method applies to these converters as well
with a slight modification to one equation.
The first step in the converter analysis involves definition of
the load voltages in terms of the inverter line-to-ground volt-
ages, which may be expressed as [23]
(1)
Under proper multilevel converter operation, the line-to-ground
voltages may be directly controlled to be some fraction of the
dc-link voltage. In particular, the line-to-ground voltage for
phase is
(2)
where is the number of voltage levels that the converter is
capable of producing and is the switching state determined
by the modulator for phase . As can be seen from (2), the
switching state defined herein is directly related to the voltage
level. It is also directly related to the transistor signals for a given
converter topology [5],[6], [18]. It should be pointed out that (2)
is an idealized equation in that it is assumed that a capacitor bank
with balanced voltages or isolated dc voltage sources are avail-
able. In practice, this may be readily ensured as will be demon-
strated in the laboratory examples shown below. It is sometimes
helpful to express the switching states for all three phases com-
pressed into one variable. For this reason, the overall switching
state will be defined as
sw (3)
Using (3), the switching state is a number in the mathemat-
ical base of the number of converter levels. For example, if a
four-level converter is considered, will be a base four repre-
sentation of the switching states of the individual phases. For a
phase converter, the total number of switching states is
(4)
For converter analysis purposes, it is often convenient to view
the voltages in the – stationary reference. Transformation to
this reference frame is accomplished through [23]
(5)
(6)
Plotting and for all possible switching states, results in
the voltage vector plot [6], [7]. As an example, consider the
four-level converter ( ). According to (4), there are 64
unique switching states. Fig. 2 shows the voltage vector plot for
this converter. Therein, each voltage vector is represented by a
Fig. 2. Voltage vector plot for the four-level converter.
dot with the vector number . As can be seen, some switching
states produce the same voltages in the - stationary plane (i.e.,
and ). Due to these redundant switching states, there are
only 37 unique voltage vectors produced from the 64 switching
states. In general, the number of voltage vectors for a three-
phase converter can be calculated from
(7)
Fig. 1 also depicts the modulation section of the converter.
As can be seen, the switching states are based on commanded
phase voltages , , and .
III. MULTILEVEL VOLTAGE-SOURCE MODULATION
A. Duty Cycles
The basis of the modulation method introduced herein is to
define duty cycles for each phase, which will be based on com-
manded line-to-ground voltages. However, a supervisory con-
trol (such as an induction motor vector control) will typically




where is the commanded magnitude and is the electrical
angle. Since the determinate of the matrix in (1) is zero, there
are an infinite number of commanded line-to-ground voltage
sets that will yield the commanded phase voltages. This is due
to the fact that zero-sequence terms in the commanded line-to-
ground voltages cancel in (1). In a three-phase system, the zero-
sequence components of , and are dc offsets and
triplen harmonics of the fundamental frequency. The quantity
and amplitude of triplen harmonics added to the commanded
line-to-ground voltages may be selected in order to maximize
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converter output voltage [22], reduce switching losses [21], or
improve harmonic distortion [21]. Herein, a third harmonic will
be added in order to maximize the output voltage resulting in




where is a modulation index. The PWM will achieve these
commanded voltages (if the switching frequency component is
neglected). The resulting phase voltages may be determined by




In (14)–(16), the symbol represents fast-average which ne-
glects the switching components of the PWM. By comparing
(14)–(16) with the commanded voltages (8)–(10), it can be seen
that the commanded voltage are achieved if the modulation
index is set to
(17)
At this point, it would be important to point out the differ-
ence between modulation methods for cascaded H-bridge type
of converters [12], [18]. In H-bridge based converters, the range
of output voltage is twice that of converters where one dc voltage
supplies all three phases (as in Fig. 1). In this case, the modula-
tion index must be related to the commanded voltage magnitude
by
(18)
The modulation process described herein may be applied to
H-bridge converters by substituting for in the equations
that follow.
Since the third-harmonic term has been added to the com-
manded line-to-ground voltages, the modulation index has a
range of [22]
(19)
It is sometimes helpful to express the modulation index as a
percentage of the maximum available voltage by defining
(20)
Duty cycles will now be defined by normalizing the com-
manded line-to-ground voltages to the dc voltage. This results




From the duty cycles, the switching state and switching times to
be directly determined as described in the following section.
B. Timer Scheduling
Performing PWM switching from duty cycles in a multilevel
converter is based on determining the nearest voltage levels (or
the three nearest vectors in SVM) and the percentage of time
spent at each level. This information may be determined by
modifying the range on the duty cycles. Specifically, for phase
the modified duty cycle is
(24)
The nearest voltage level is then directly found by integerizing
the modified duty cycle as
INT (25)
where the INT function returns the nearest integer that is less
than or equal to its argument. The time spent in this level can be
determined from
(26)
where is the switching period of the DSP. The remainder of
the switching period is spent in the voltage level . As an
example of how the switching may be accomplished, consider
the switching state scheduling over one DSP period
(27)
Fig. 3(a) illustrates an example of the switching. Therein,
the modified duty cycle for phase is shown along with the
switching rules according to (27). The vertical lines represent
the start of a DSP clock cycle. At that time, the duty cycle is
computed as indicated by the dots. The switching level and time
are calculated according to (25) and (26) and the switching state
is scheduled according to (27). Note that the discrete computing
of will result in a nonideal zero-order-hold effect. This
effect is typically negligible if the DSP switching period is
small compared to the change in the duty cycle. It should be
pointed out that, in practice, there will be a one-sample-delay
effect since the DSP will require time to process the duty cycle.
This means that a duty cycle computed during one switching
period is not available to be scheduled until the start of the next
clock cycle. This effect is also negligible if the DSP switching
period is small. The switching shown in Fig. 3(a) is sometimes
referred to as left-justified PWM since the pulses are aligned
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(a) (b)
(c) (d)
Fig. 3. Multilevel duty-cycle modulation technique. (a) Left-justified timer scheduling. (b) Right-justified timer scheduling. (c) Center-justified timer scheduling.
(d) Alternate-justified timer scheduling.
with the left side of the DSP cycle. Right-justified PWM can
also be scheduled by
(28)
Fig. 3(b) shows an example of right-justified PWM. For a more
symmetrical waveform, center-justified PWM can be used.
Using this method, the scheduling of the switching state is set
according to
(29)
Fig. 3(c) demonstrates center-justified PWM. As can be seen,
the DSP period has been set to twice that of the previous exam-
ples in order to keep the switching frequency constant. An even
more symmetrical switching waveform can be achieved through
alternate justification. This may be described by alternating be-
tween left and right justification. Fig. 3(d) shows an example of
alternating justification.
C. Triangle Waveforms
The equivalence of the proposed method to sine-triangle
modulating may be readily seen. Fig. 4 shows an example
of the multilevel sine-triangle method [2]–[4]. Therein, three
triangle waveforms are defined ( triangle waveforms in
general) and the switching state rules are
(30)
As can be seen from Fig. 4, the resulting switching state is the
same as it would be with alternate justification if a zero-order
(a)
(b)
Fig. 4. Multilevel sine-triangle modulation. (a) Duty-cycle and triangle
waveforms. (b) Resulting switching state.
hold is placed upon the modified duty cycle. Center-justified
modulation may be achieved if the zero-order hold is extended
for two switching cycles in Fig. 4. Left or right justification may
be achieved if the triangle waveform is replaced with a sawtooth
or reverse-sawtooth waveform, respectively.
D. Voltage Vectors
The voltage vectors of the proposed method will now be
examined based on the previous definition of the overall
switching state. Fig. 5 shows an example of the -, -, and
-phase switching states over one DSP switching period using
the proposed method. For this example, the switching states
start out as , , and . From (3), the overall
switching state is . On the vector plot of Fig. 2, this
switching state is represented by . Based on the times for
each phase ( , , and ), it can be seen that the phase will
have a transition first followed by the phase, then the phase.
These three transitions uniquely define four windows in the
DSP switching period indicated by I, II, III, and IV in Fig. 5.
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Fig. 5. Duty-cycle modulation voltage vectors.
Each window has a correspondingly unique switching state
and voltage vector. In particular, for this example, the voltage
vector sequence is . From the vector
plot of Fig. 2, it can be seen that this results in a clockwise
selection of the three-nearest voltage vectors ( and being
of redundant states). It should be noted that the nearest vectors
and switching times are readily determined using the proposed
method. The same result can be accomplished with SVM
[5]–[8], but with awkward geometrical relationships. A reversal
of the sequence in the voltage vectors can be accomplished by
switching to right justification in the proposed method.
IV. REDUNDANT STATE SELECTION
In multilevel power conversion, it is often necessary to uti-
lize the redundant switching states for balancing of the voltages
on input capacitor banks [11]. The idea is that if the capacitor
voltages are nearly balanced, then the load voltage will be the
same regardless of which redundant state is selected. For ex-
ample, windows I and IV in Fig. 5 utilize switching states that
produce the same voltage vector. In general, a redundant state
may be found for a given switching state by incrementing or
decrementing the states for all three phases since this results in
changing the zero-sequence line-to-ground voltage, which does
not affect the load voltages. Although the load voltages are the
same regardless of the redundant switching state used, the re-
sulting currents in the capacitors for a given topology are widely
different. Therefore, the appropriate redundant switching state
that results in improving the balance of the capacitor voltages
may be selected when a choice arises.
As a matter of practical implementation, redundant states
may be calculated offline and programmed into a programmable
logic device (PLD) table [11]. Fig. 6 shows a block diagram
of how this may be accomplished. Therein, the modulation
is programmed in the DSP which output switching states, as
described above, which are labeled , , and to indicate
desired switching states. These switching states along with the
phase currents and the capacitor voltages are input to the PLD.
An analog-to-digital conversion is performed on the phase
currents and capacitor voltages in order to determine the current
direction and the voltage imbalance [11]. This information
along with the desired switching state forms the address of the
redundant state selection (RSS) table. The table output is the
switching states, which include capacitor voltage balancing
information. It may be desirable to latch the analog inputs to
Fig. 6. Implementation of RSS using a PLD.
Fig. 7. Implementation of RSS using a DSP.
the PLD so that they align with the DSP switching period. This
prevents changes in switching state during the DSP cycle due
to changes in the analog inputs.
The RSS table may also be incorporated in the DSP. This is
helpful for algorithms such as dead-time compensation where
it is helpful to determine the final switching state within the
processor. Fig. 7 shows a flowchart of the steps necessary to
include the RSS table in the DSP. As can be seen, the desired
switching states are computed for all four windows based on
the level transitions of all three phases. Then, four RSS table
lookups are performed in order to determine the redundant states
for each window. The switching states along with the switching
times may be scheduled by loading this information into a PLD.
V. LABORATORY RESULTS
A. Four-Level Rectifier/Inverter System
Fig. 8 shows a four-level back-to-back power conversion
system which was used to validate the proposed modulation
method. This system was constructed to mimic future naval
ship propulsion systems, which include a synchronous gener-
ator, rectifier, and motor drive for propulsion. The details of the
four-level rectifier and inverter will not be presented herein.
The interested reader is referred to [17]. The four-level rectifier
converts a 450 V 60 Hz source to a dc voltage, which is regu-
lated to V. The regulating control is a proportional
plus integral (PI) control used to determine a commanded
current magnitude based on the dc voltage error. Using the
measured line voltages and , the commanded rectifier
currents and can be aligned with the source voltages so
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Fig. 8. Four-level rectifier/inverter system and associated control.
that unity power factor operation is ensured. These commanded
currents are regulated by a hysteresis current control, the
details of which are given in [9]. The resulting switching
states are input to a four-level RSS table for capacitor voltage
balancing. The reader is referred to [11] for the details of the
RSS table. The inverter is controlled by a DSP using duty-cycle
modulation as described herein with and a constant
frequency of Hz. The modulation electrical angle is
then related to the commanded frequency by . The
DSP switching period for this study was s and
alternate-justification method was utilized. The redundant state
selection for the inverter was identical to that of the rectifier.
The motor load is an 18-kW induction motor, which is loaded
by a synchronous generator.
Fig. 9 shows the four-level system performance. Therein, the
motor phase voltage , motor phase current , source voltage
and source current are shown. As can be seen, the motor
voltage exhibits the typical four-level waveshape [5]. The phase
current has exceptionally low harmonics due to the machine in-
ductance. Unity power factor operation can be seen from the
source voltage and current. Fig. 10 shows the capacitor voltages
and the motor phase current during transient operation. In this
study, the motor load is stepped from zero to rated. As can be
seen, the rectifier control regulates the total dc voltage and the
RSS switching ensures capacitor voltage balance.
B. 11-Level Cascaded Multilevel H-Bridge Inverter
As a demonstration of extension of the proposed modulation
to other types of inverters, the method was also validated on an
11-level cascaded multilevel H-bridge inverter. Fig. 11 shows
the specific topology for the phase. As can be seen, the in-
verter is constructed of a five-level H-bridge cell in series with
Fig. 9. Four-level system laboratory measurements.
a three-level cell. Three phases were then wye connected and
used to drive a 3.7-kW induction motor. The details of this in-
verter and capacitor balancing RSS table will not be included
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Fig. 10. Four-level system transient performance.
Fig. 11. 11-level cascaded inverter (a phase).
herein, but may be found in [18]. For this example, the modu-
lation index and commanded frequency were set to
and Hz. The DSP switching period for this study was
s and left justification was utilized. Fig. 12 shows
Fig. 12. 11-level inverter laboratory measurements.
Fig. 13. 11-level utilized voltage vectors.
the inverter line-to-line neutral , phase current , and ca-
pacitor voltages and . The ac waveforms exhibit high
power quality resulting form the high number of voltage levels.
It can be seen that the capacitor voltages are effectively bal-
anced through the RSS table. Fig. 13 shows the utilized voltage
vectors for this study which were obtained by transforming the
phase voltages to the synchronous reference frame [23]. As can
be seen, the utilized vectors consist of the nearest available vec-
tors which would be selected using SVM.
VI. CONCLUSION
A new multilevel modulation method was introduced. It was
shown that the nearest voltage vector selection as well as the
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PWM switching times can be directly determined from per-
phase duty cycles. The method is discrete in nature and can be
readily implemented on a DSP and is also expandable to any
number of voltage levels. It was shown that the proposed scheme
produces the same switching states at that of multilevel sine-
triangle modulation and multilevel SVM. Inclusion of redun-
dant state selection for capacitor voltage balancing is described.
The method is implemented on a four-level back-to-back recti-
fier/inverter system, which was constructed to mimic naval ship
propulsion systems. The method was also implemented on an
11-level cascaded H-bridge inverter.
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